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of degrees of freedom available to the charge carriers in the
object. Quantum dots, for example, are Zero-dimensional
clusters of atoms or molecules a few (s10) nanometers in
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ON SEMCONDUCTING NANOMATERALS

This invention was made with Government support under
contract number DE-AC02-98CH10886, awarded by the
U.S. Department of Energy. The Government has certain
rights in the invention.

diameter. This is to be differentiated from the term “dimen

sion” which refers to the size of the object. Usually the small
est dimension of an object is referred to as its "diameter.” even
if the cross-section of the object in the plane of the diameter
is not circular. Thus quantum dots, nanorods, nanowires,
nanotubes, nanospheres, nanoparticles, and so on all have

BACKGROUND OF THE INVENTION
10

The invention relates to the field of encapsulating nanoma
terials and, in particular, to the encapsulation of semiconduct
ing nanowires and carbon-encapsulated semiconducting

rials.

nanowires.
15

SUMMARY

Recognizing the challenges of obtaining passivated nanos
cale semiconductors, the technology described herein offers a
way of passivating nanoscale objects and discloses structures
that result from employing the technology.
Thus, in some embodiments methods for passivating semi
conducting nanomaterials are presented. In some embodi
ments passivation of elemental semiconductors is described;
in some embodiments passivation of compound semiconduc
tors is described. In some embodiments semiconducting
Superlattices are passivated by ordered shells of graphitic
carbon. In some embodiments the passivated semiconducting
nanomaterials retain their inherent optical, magnetic, and
electrical properties.
In some embodiments passivated semiconducting nano
materials are described. In some embodiments the passivated
nanomaterials may be used in magnetic, electronic, optical,
and electro-optical devices. In some embodiments the nano
materials may be employed as sensors, light sources, light
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absorbers, and the like.

It should be understood that the foregoing, being a Sum
mary, is necessarily a brief description of some aspects of the
invention, which may be better understood with reference to
the drawings and the following detailed description.
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BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 depicts TEM images of as-grown Ge NWs taken at
room temperature prior to annealing.
FIG. 2 shows a sequence of TEM images illustrating the
process of removal of a germanium oxide Surface layer and
the assembly of a carbon shell around a Ge NW during in situ
annealing.
FIG.3 shows TEM images of a Ge NW completely embed
ded in a multilayer C shell.
FIG. 4 shows TEM images of a Ge NW base embedded in
a C shell before and after exposure to air.
FIG.5 shows overview and detailed images of catalyst-free
GaN NWs on a Si(111) substrate.
FIG. 6 contains TEM images showing a typical In-termi
nated GaN NW completely embedded in a C shell.
FIG. 7 contains TEM images and a schematic representa
tion of the core/shell interface of an In-decorated GaN NW
embedded in a C shell.
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In the field of nanotechnology vocabulary is often ill-de
sions between about 0.1 nm and 500 nm. In this realm, objects
may be referred to by their “dimensionality’ from the number

Semiconductors are materials that may be insulating or
conducting, depending on the temperature and the presence
of impurities in the material. Silicon, on which virtually all
modem electronic technology is based, is an elemental semi
conductor. Elemental semiconductors consist of pure ele
ments, like silicon (Si) and germanium (Ge). Si and Ge are
both in Group IV of the periodic table of the elements, and are
often referred to, with other elements of the same group, as
group IV semiconductors. To obtain different properties. Such
as bandgap or carrier mobility, members of Group IV may be
Substituted for each other, as in Si Ge, where X is less than
or equal to one. Other semiconductors may be compounds.
Gallium nitride (GaN), a material from which blue light
emitting diodes (LEDs) can be made, is a III-V semiconduc
tor, so called because Ga is an element in Group III and N is
a Group V element. Compounds of elements from Groups II
and VI may also be semiconducting. An example of a II-VI
semiconductor is cadmium selenide (CdSe), a preferred com
pound for quantum dots. Just as Si and Ge can substitute for
one another, elements of Group III, e.g. Ga and Al, can be
Substituted in large or Small amounts. In addition to other
members of Group II, many transition metals may be substi
tuted for Cd in II-VI compounds. In fact, any element that has
the same, or equal, Valence, i.e. is equivalent, may be substi
tuted, e.g. Cd Mn,Te or CdZnTe. Group V and VI sub
stitutions work similarly, e.g. InASP and CdSe Te.
Some transition metal oxides, such as titania (TiO) and Zinc
oxide (ZnO), both used in Sunscreens, are also semiconduc
tOrS.

DETAILED DESCRIPTION

fined. However, as used herein, "nanoscale” refers to dimen

diameters, the dimension of which is on the order of nanom

eters. In the abstract, and for purposes of discussion rather
than limitation, these objects may all be termed "nanomate
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Semiconductors have very interesting properties. For
example, the resistance of a semiconductor can be changed
over orders of magnitude by adding parts per million of
dopants (desirable and controllable impurities). Semiconduc
tors have gaps in their electronic energy bands which results
in threshold voltages below which current cannot flow, mak
ing them Suitable as diodes and transistors. These gaps also
restrict absorption and emission of light by a semiconductor
to discrete wavelengths. In addition, when light is absorbed
charge carriers are created, changing the electrical properties
of the semiconductor. Solar cells make use of this property to
convert light energy into electrical energy.
Not all impurities are desirable or controllable, however.
Impurities and imperfections can add electronic energy levels
within the bandgap, which may have unpredictable effects on
the semiconductor's properties. Surfaces of semiconductors
are common sources of energy states Such as these, producing
Surface electronic states, or Surface states, in the band gap.
Surface states, caused by the surface itself or by impurities
adsorbed on the Surface, change the properties of semicon
ductors in uncontrollable and unpredictable ways. To avoid
Surface States, semiconductors may be passivated by materi
als that leave their original electrical and optical properties
intact. Sihas a native oxide, SiO, that serves to passivate the
Si surface. This is one of the materials properties of Si that

US 7,714,317 B2
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of C, and loaded into the microscope under vacuum condi
tions, i.e. at pressures below about 1 torr, down to about 1 or

3
makes it so suitable for use in electronic devices. Not all

semiconductors have Surface oxides, however, and even those

2x10 torr or less. In an inert gas atmosphere any pressure,

that do may not be passivated by them. Other materials, then,
must be found that can satisfy the bonds that cause Surface
States.

5

Bulk semiconductors, the form used in electronics and

LEDs, depend on their intrinsic band gaps and impurity states
for their electrical and optical properties. Nanoscale semicon
ductors, however, have quite different properties than their
bulk cousins. Due to their Small size, their charge carriers,
electrons and holes, are confined to energy levels that are
allowed by quantum mechanics. For example, quantum dots
absorb or emit light at different wavelengths depending on,
and therefore tunable by, their dimensions. These properties,
however, may be modified by surface states induced by unsat
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isfied bonds, oxides of one or more elements of the semicon

ductor, or adsorbed impurities on the surface of the nanoob
jects, and the like. The much higher Surface area per unit
Volume (Surface-to-volume ratio) of these materials magni
fies the difficulties posed by surface states.
Recognizing the challenges of obtaining passivated nanos
cale semiconductors, the technology described herein offers a
way of passivating nanoscale objects and discloses structures
that result from employing the technology.
Semiconducting nanomaterials may be fabricated in any of
several ways, and no few of them may be bought from com
mercial Suppliers. Some of the formation methods employ
metal catalysts to direct the size and shape of the resulting
nanomaterial. Other methods do not require catalysts. The
choice of method for forming semiconducting nanomaterials
depends on the composition of the material and on the desired
shape of the resultant semiconducting nanomaterial, i.e.
quantum dot, nanowire, nanotube, etc. Some of the methods
employed to form semiconducting nanomaterials include
laser ablation, chemical vapor deposition (CVD), molecular
beam epitaxy (MBE), chemical vaportransport reactions, and
low-temperature solution-phase synthesis. Other methods are
also well known in the art. For example, high-aspect-ratio
nanowires of Gemay fabricated by CVD using Au/Ge cata
lyst particles.
When Ge nanowires (NW) are transported through air, an
oxide shell, typically 1-4 nm thick, forms on the Surface.
Unlike the case of the Si/SiO system, the GeO oxide layer
does not passivate the Ge nanomaterial surface. FIGS. 1A
through 1C are TEM images, taken at room temperature,
showing the detailed structure of as-grown Ge NW's close to
the NW tip for one of the wires from the inset. The Au?Ge
catalyst nanoparticles show darker contrast than do the Ge
NWs themselves. In the high-resolution TEM images of
FIGS. 1B and 1C, the (111) lattice planes of the Au?Ge alloy
with separation of 0.219 mn, close to the lattice spacing of Au,
are clearly resolved. The NW axis is aligned with the 111
direction. The high-resolution images show lattice fringes
with separation of 0.327 mn perpendicular to the NW axis,
consistent with the spacing of (111) planes in bulk Ge. Au
from the catalyst particles segregates to the Surface of the
nanowires where it typically forms metal islands rather than
smooth monolayers of metal. This is shown in FIG. 1B by the
spots of darker contrast, pointed out by the arrows. During in
situ annealing the Au aggregates have been observed to ripen
rapidly into larger, elongated crystalline clusters aligned with

minutes, sometimes about 5 minutes, under electron beam

irradiation creating large areas of the NW surface that are
entirely oxide free. FIG. 2B shows a stage of the process at
which the oxide thickness has decreased to about 2.5 nm,
25

while FIG. 2C shows the oxide entirely removed over large
parts of the oxide surface (FIG. 2C inset). The remaining
oxide patches are completely removed after the temperature
is increased to about 290°C., as seen in FIG. 2D. The removal

of the oxide may be caused by thermal or electron-beam
induced desorption or by the oxide’s reduction by carbon.
After removal of the surface oxide from Au-decorated Ge
30
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NW, also at a temperature of about 290°C., however, assem
bly of graphene C fragments is initiated at the tip of the NW
adjacent to the Au?Ge nanoparticle. FIGS. 2E. 2F, and 2G
show the continued build-up and organization of the C shell
occurring both on the catalyst particle and on the Surface of
the Ge. FIG. 2E shows shell formation starting with the
assembly of small curved segments at a temperature of about
340°C. These segments gradually build up several layers
covering the whole NW (FIG. 2F, T=340°C.) and eventually
straighten and organize into stacks of extended curved
graphene sheets (FIGS. 2G and 2H, T-355° C.). From the
high-resolution image of FIG. 2H the spacing of the graphene
layers is determined to be about 0.3-0.4 nm, consistent with
the c-axis spacing of graphite. From FIG. 2I, taken far from
the NW tip and the Au/Ge catalyst particle, the entire Gewire
appears embedded in a C shell of several graphene layers.
Under a variety of experimental conditions, metal-free Ge
nanoparticles, i.e. pristine Ge nanoparticles, have not been
observed to develop passivated Surfaces. In particular, they do
not form protective shells of ordered C. In general the chem
istry of the surfaces of semiconductors prohibits the forma
tion of passivating ordered shells of graphitic carbon.
FIGS. 3A through 3D show TEM images of a Ge NW
completely embedded in a multilayer C shell. An overview of
the embedded nanowire is shown in FIG. 3A. This wire
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the NW axis.

FIGS. 2A through 2I show a sequence of TEM images
illustrating the process of the removal of a germanium oxide
surface layer and the assembly of a carbon shell around a Ge
NW during in situ annealing. The TEM samples were placed
on amorphous carbon Supports, which also served as a source

including atmospheric pressure, is applicable. Other sources
of C may include other carbon-containing Support materials
or carbon-carrying precursor gases such as hydrocarbon
gases including ethylene and acetylene. During in situanneal
ing the sample is also exposed to an electronbeam. In general,
during the process of forming the ordered carbon encapsulant
the sample may be subject to irradiation by an electronbeam
with electron energy between 100 eV and 1 MeV.
The Ge NW shown in FIG. 2A exhibits a thick (-4 nm)
layer of oxide. As seen in the inset, which shows the interface
between the Gewire and the GeO, surface layer, the oxide is
amorphousand its interface with the Gesurface is atomically
sharp. Upon heating the wires to 180°C. the thickness of the
oxide layer can be observed to decrease over a course of

65

gradually widens from the tip (nearest the catalyst particle) to
the far end (farthest from the catalyst). The higher resolution
micrographs of FIGS. 3B through 3D were taken at the
respective areas pointed out with the arrows in FIG. 3A. They
show that, although the thickness of the C shell decreases
somewhat from the tip to the far end of the wire, the shell is
relatively uniform throughout the length of the wire.
This controlled, metal-induced encapsulation of Ge nano
materials allows assembly of a protective, passivating, C shell
which may prevent oxidation of the wires in ambient envi
ronments. FIGS. 4A and 4B show TEM images of a Ge NW
base encapsulated by a C shell before and after exposure to
air. Comparison of the two micrographs shows that no oxide

US 7,714,317 B2
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is formed on the encapsulated nanomaterials during, and that
the C shell itself is not degraded by, a 48-hour exposure to air.
Thus the inventive technology of seeding growth of a gra
phitic carbon encapsulant on a semiconducting nanomaterial
using metal decoration of its surface offers a rational, con
trollable method of rendering oxidation-resistant nanomate
rials not generally protected by native oxides.
As another example, GaN nanowires have been grown on
Si(11) substrates without catalysts at 790°C. in an ultra-high

vacuum (UHV) chamber with a base pressure of 2:10' torr.

10

FIGS.5A and 5C show overviews, while FIGS. 5B, 5D, and

5E show detailed high-resolution TEM images, of such cata
lyst-free GaN NWs on a Si(111) substrate. Typical wires
grown under such conditions (FIG. 5A) are straight, about 1
um in length and about 10-50 nm in diameter. FIG.5B shows
a detailed image of one nanowire. The inset, with a scale bar
of 1 nm, shows the wurtzite crystal structure of the same wire.
The TEM samples were placed on amorphous carbon Sup
ports, which also served as a source of C.
The wire in FIG. 5C is approximately 1.1 um long with a

15

diameter of about 35 nm. FIG. 5D shows the detailed struc
ture of the NW close to its surface. FIG. 1E shows the same

section of the NW after in situ annealing at temperatures
rising slowly from room temperature to about 500° C. The
annealing conditions were similar to those described previ
ously with respect to Ge NWs. Note that only an amorphous
C film is generated on the surface of the NW by the annealing

25

tions to reduce Surface and interface States and allow the

process.

To decorate the Surface of these metal-free semiconducting
nanowires, such as the GaNNWs, with islands of metal, about

15 nm of InGaN may be deposited at a nominal In:Garatio of
2.1:3 under the same conditions as for the GaNgrowth. FIGS.
6A through 6F contain TEM images showing a typical In
terminated GaNNW completely embedded in a C shell. FIG.
6D is a high-resolution micrograph of the area of the nanow
ire of Fig. A noted by the arrow (d). Similarly FIGS. 6E and 6F
are high-resolution micrographs of the corresponding areas
pointed out with arrows in FIGS. 6B and 6C, respectively. In
FIGS. 6B and 6C the C shell on the GaN core is clearly
visible; taken near opposite ends of the NW the micrographs
show that the ordered graphene shell continuously covers the
entire NW surface. The higher-resolution micrographs of
FIGS. 6D through 6F show the ordered nature and uniform
thickness of the C shell surrounding the semiconducting GaN
core. The shell has about five graphene layers with a spacing
of 0.35-0.36 mm, in agreement with the c-axis spacing of
graphene sheets in graphite.
Unlike the uniform TEM contrast throughout of FIGS. 5D
(before annealing) and 5E (after annealing), dark spots are
visible in the micrographs of the In-terminated GaN in FIGS.
6D through 6F. These spots may be attributed to In clusters
randomly dispersed on the GaN surface. The clusters are

30
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interface states may allow prediction of the response of the
nanomaterial to a given stimulus, as opposed to the unpre
dictability of properties of unpassivated semiconducting
nanomaterials.

40

45

Devices exploiting these properties may include, for
example, sensors. The sensors work by detecting a change in
response to a given stimulus. For example, the passivated
core/shell structure may be irradiated by light (electromag
netic radiation) and an induced current or emission of light of
a certain wavelength may be measured. The response to the
stimulus, e.g. a change in the brightness or wavelength of the
emitted light, may be different if the species, such as contami
nant atoms or molecules, are attached to the C shell. The

50
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interface of an In-decorated GaNNW embedded in a C shell.

Arrows indicate In clusters enveloped by curved graphene
fragments.
FIG. 7C shows a schematic representation of the initial
stages of the assembly of a C shell. FIG. 7C depicts an
envelope of curved graphene flakes Surrounding Inclusters (i)
that then serves as a template for extended graphene layers

intrinsic properties to remain virtually unchanged. In other
words, given the same stimulus, for example impinging elec
tromagnetic radiation or an electrical potential, the encapsu
lated semiconducting materials give the same or virtually the
same response, generation of charge carriers or an induced
electrical current, as those of a pristine semiconducting nano
material absent surface states. The absence of surface or

observed to be about 1 nm in diameter and without discern

able crystalline structure. A close look at the NW/C-shell
interface reveals that the first layers of the shell consist of
Small curved graphene fragments that envelop Inclusters. As
the graphene fragments are coated by progressively larger
sheets they become less curved until they develop into
extended, continuous graphene layers at the Surface of the
shell. FIGS. 7A and 7B contain TEM images of the core/shell

6
(ii). In general, the semiconducting core may be decorated
with metallic nanoclusters by several methods. One such is
direct deposition of the metal onto the surface of the semi
conducting nanomaterial. In some cases metallic clusters
form by segregation of metals from the interior of the nano
material or from a catalyst particle to the Surface. For semi
conducting nanomaterials incorporating a metallic compo
nent, the metal clusters may be generated by partial
decomposition of the semiconducting nanomaterial. An
example of the latter may be incorporating a metal into an
outermost layer of a nascent semiconducting nanomaterial
during growth, and allowing its Subsequent partial decompo
sition into metal-rich areas (metallic clusters) and metal-poor
areas (metal free Surfaces).
Semiconductors need not be limited to uniform materials.
Semiconducting Superlattices are typically alternating nanos
cale layers of at least two different materials that exhibit
properties distinct from those of any of the constituent mate
rials. Semiconducting nanomaterials, elemental, compound,
or Superlattices, have unique electrical, optical, and magnetic
properties due to their physical properties (size, Surface area,
etc.) and chemical properties (e.g. Surface bond configura
tion). It is these intrinsic properties that devices made from
these materials seek to exploit. The passivating carbon shell
as described herein may satisfy Surface bonding configura

65

stimulus may be an applied Voltage, an applied current, irra
diation by electromagnetic radiation of at least one wave
length, or any useful stimulus such as a mechanical stress or
exposure to particular chemical species, for example. The
response to be detected may be an induced current or Voltage,
a mechanical strain, a change in the electronic structure of the
nanomaterial, or absorption, reflection, or emission of elec
tromagnetic radiation, i.e. light of at least one wavelength,
and the like.

Species such as atoms, molecules, viruses, cells, bacteria,
prokaryotes, and eukaryotes may be detected by Such a sen
sor. Properties of these species, such as their presence or
absence, their quantity (concentration or absolute magni
tude), size, or identity, in addition to other properties such as
oxidation state for example, may be determined by noting the
modifications to the expected response. Other sensors may
use an applied electrical potential to induce an electrical
current, a current to induce a Voltage, or a current to stimulate
emission of light, for example.
In certain cases the atomically sharp interface between the
shell and the core may create an electronically active junction.

US 7,714,317 B2
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Such a junction may have properties such as those exhibited
by semiconductor-semiconductor, semiconductor-metal, or
semiconductor-dielectric junctions. These properties may be
exploited on the nanoscale for application in electronic

the interface between the ordered carbon shell and the

semiconducting nanomaterial is atomically sharp.
5. The encapsulated semiconducting nanomaterial of claim
1, wherein:

devices and sensors.

the semiconducting nanomaterial comprises one selected
from the group consisting of a quantum dot, a nanopar

While the foregoing description has been made with refer
ence to individual embodiments of the invention, it should be

understood that those skilled in the art, making use of the
teaching herein, may propose various changes and modifica
tions without departing from the invention in its broader

ticle, a nanorod, a nanowire, and a nanotube.

6. The encapsulated semiconducting nanomaterial of claim
1, wherein:
10

the semiconducting nanomaterial comprises a semicon
ductor selected from the group consisting of an elemen
tal semiconductor, a compound semiconductor, and a
combination of elemental and compound semiconduc

15

each element of the semiconductor is substitutable by an
element of equal Valence.
7. The encapsulated semiconducting nanomaterial of claim

aspects.

The foregoing description being illustrative, the invention
is limited only by the claims appended hereto.
The invention claimed is:

1. An encapsulated semiconducting nanomaterial compris
ing:
a semiconducting nanomaterial having a diameter and a
Surface, the diameter of the semiconducting nanomate
rial having a magnitude between about 1 nm and about

tors; and

6, wherein:

the semiconductor comprises a semiconducting Superlat

100 nm,

tice.

an encapsulant, the encapsulant enclosing the semicon
ducting nanomaterial and comprising an ordered carbon

8. The encapsulated semiconducting nanomaterial of claim
1, wherein:

shell; and
an interface between the ordered carbon shell and the semi

conducting nanomaterial, the interface decorated with

25

islands of metal.

1, wherein:

2. The encapsulated semiconducting nanomaterial of claim
1, wherein:

the diameter of the semiconducting nanomaterial is
between about 10 nm and about 50 nm.

30

an electronically active junction is formed between the
semiconducting nanomaterial and the ordered carbon
shell.

bon.
3 wherein:

the intrinsic electronic and optical properties of the semi
conducting nanomaterial are preserved.
10. The encapsulated semiconducting nanomaterial of
claim 1, wherein:

3. The encapsulated semiconducting nanomaterial of claim
1, wherein:
the ordered carbon shell comprises graphitic sheets of car
4. The encapsulated semiconducting nanomaterial of claim

the semiconducting nanomaterial is rendered oxidation
resistant by the ordered carbon shell.
9. The encapsulated semiconducting nanomaterial of claim

35

